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Intrinsic charge trap capacitive non-volatile
flash memories take a significant share of the
semiconductor electronics market today. It is a
challenge to create intrinsic traps in the dielec-
tric layer without high temperature processing
steps[1]. While low temperature processed mem-
ory devices fabricated from polymers have been
demonstrated as an alternative[2–7], their per-
formance degrade rapidly after a few cycles of
operation[8–14]. Moreover conventional memory
devices need the support of tunneling and block-
ing layers since the memory dielectric or polymer
is incapable of preventing memory leakage[15–17].
The main issue in designing a memory device
is to optimize the leakage current and intrinsic
trap density simultaneously[18]. Here we report
a tunable flash memory device without tunneling
and blocking layer by combining the discovery of
high intrinsic charge traps (>1012 cm−2) together
with low leakage current(<10−7 A.cm−2) in so-
lution derived, inorganic, spin−coated dielectric
films which were heated at 200◦C or below. In
addition, the memory storage is tuned systemat-
ically upto 96% by controlling the trap density
with increasing heating temperature.
Today’s semiconductor memory technology is dom-
inated by silicon-oxide-nitride-oxide-silicon (SONOS)
non-volatile flash memory which is based on intrinsic
charge traps in silicon-rich silicon nitride films deposited
by high temperature (∼ 780oC) compatible chemical va-
por deposition[19, 20]. The intrinsic charge traps in
silicon-rich silicon nitride films were first reported in 1967
[21] and the first flash memory device incorporating sil-
icon nitride charge storage was demonstrated in 1980’s
[22]. However the trap density and distribution are dif-
ficult to control in such material[23]. Traps can be in-
creased by ion bombardment and plasma-passivation[20],
but the leakage current increases. Alternate high-k di-
electrics such as TiO2, HfO2, ZrO2, etc. are excellent
insulators for transistor applications [24–27], but do not
have the intrinsic charge trapping properties as silicon ni-
tride. Although solution processed HfO2 has been used
to fabricate SONOS type flash memory[1], the devices
required the support of additional dielectric layers which
were deposited by sophisticated ultrahigh vacuum tech-
niques with high temperature processing steps to improve
the memory leakage. For most dielectrics, precursor solu-
tions with organic solvents result in poor leakage current
which can be improved to some extent by high heating
temperature[28]. However the high temperature heating
process lowers leakage current but reduces trap density.
Hence, the main challenge is to simultaneously achieve
deep intrinsic charge traps together with very low leak-
age current at low processing temperatures. There are a
few reports on solution processed flash memory by using
polymer materials[29, 30], but these devices degrade af-
ter only few cycles of operation in normal environmental
conditions and they are not capable of working at higher
temperatures.
In the last few years, a novel inorganic, completely
carbon free, water soluble dielectric Aluminium Oxide
Phosphate (ALPO), has been successfully employed as
gate dielectric in high performance TFTs that are com-
petitive with a-Si TFTs[31]. Due to its very low leakage
current density, it was used recently as tunneling and
blocking layer to fabricate fully solution processed two
terminal capacitive flash memory devices[32] with CdTe-
NP as the charge storage center. Nevertheless a fully
spin−coated low temperature processed (below 200◦C)
high−performance flash memory device without tunnel-
ing and blocking layers has not been reported so far.
Here we report the discovery of ultra-high number of
intrinsic charge traps (>1012cm−2) in low temperature
solution processed inorganic ALPO dielectric. At the
same time, the leakage current is sufficiently low (< 10−7
A.cm−2) for flash memory operation without incorporat-
ing tunneling or blocking layers. In addition, the number
of traps can be varied with heating temperature, which is
strongly correlated with the oxygen vacancy concentra-
tion in the film. Furthermore, we demonstrate optimized
robust high performance fully solution processed inor-
ganic oxide precursor based flash memory devices with-
out tunneling and blocking layer, where the processing
temperature does not exceed 200◦C. Our devices outper-
form other similar memory devices reported earlier[2–7].
A schematic of typical device architecture is depicted in
Fig. 1a. ALPO is deposited by spin-coating a completely
inorganic, carbon free and aqueous precursor solution on
low-doped p-silicon substrate (p ∼4×1015 cm−3). After
deposition various substrates are heated at different tem-
peratures including at low temperature such as 200◦C.
The inset of Fig. 1a shows a schematic of molecular struc-
ture of the low temperature (200◦C) processed ALPO.
The thickness of the deposited film is measured by el-
lipsometry (see Section I, Supporting Information) and
verified by cross-sectional scanning electron microscope
(SEM) image (Fig. 1b). Such prepared films are found
to be atomically smooth showing surface roughness to be
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FIG. 1. Device and deep level charge trapping response: (a) Schematic of device architecture. (b) Cross-sectional SEM
image of a typical device (thickness ∼139 nm). (c)(top-panel) AFM topography of the surface of the devices. (bottom-panel)
Optical image of an array of devices. (d) C − V traces of as prepared (AP), heated at 200◦C and 600◦C respectively (also see
Section II, Supporting Information). The heating was done for 1 hr for each sample. C − V was measured with the up-down
DC sweep of ± 20 V at a rate of 2V min−1 on the gate (Gate Bias) of the MIS while imposing a small AC with amplitude and
frequency of 100 mV and 100 kHz respectively. (e) Variation of hysteresis window (4VFB) as a function of heating temperature.
(inset) variation of trap density as a function of heating temperature.
∼0.08 nm[28, 33] which is determined by the atomic force
microscopy (AFM) with an areal scan over 50µm×50µm
(top-panel,Fig. 1c). An aluminum contact is deposited
thereafter by thermal evaporation for the purpose of elec-
trical measurement. The deep level charge storage in the
deposited ALPO is characterized via capacitance-voltage
(CV) measurement. An optical image of device on chip
has been shown in the bottom-panel of Fig. 1c.
Intrinsic trap levels in ALPO cause a hysteretic out-
put of the CV traces highlighting the memory-like be-
havior of the devices (Fig. 1d). Further, the trap den-
sity can be varied by heating the samples at different
temperatures which alters the hysteresis-window. For
example, an as-prepared sample shows a memory win-
dow of ∼12.9 V (left-panel) which corresponds to a trap
density of n ∼5.65×1012 cm−2, where as, an ALPO-film
heated at 200◦C for one hour shows a hysteresis window
of ∼17.5 V which corresponds to the trap density of n ∼
6.37×1012 cm−2. When the film is heate at 600◦C, the
trap density drastically reduces (n ∼ 1011 cm−2) causing
a significantly low hysteresis window (∼ 2.2 V, right-
panel). A similar variation of electronic traps with heat-
ing temperature is also observed from the devices which
are made with lower thickness ALPO film, however, there
is no affect due to change in device dimension (see Sec-
tion III, Supporting Information). From the sweep direc-
tion of the CV curve it is inferred that gate injection of
carriers controls the memory operation. Although con-
ventional flash memory architecture follows channel in-
jection of carriers[20], the interface degrades fast in such
devices[34]. Thus, compared to channel injected devices,
gate-injected devices show higher endurance which is one
of the key requirements of memory operation[35]. Be-
cause of such advantages, the quest for efficient gate-
injected flash memory devices is ongoing[34–37]. A sys-
tematic change in the hysteresis window as a function of
heating temperature is presented in Fig. 1e, where, solid
squares are the experimental data, shaded region is guide
to the eye and the width of the shaded region indicate
the standard deviation around their mean vertical posi-
tion estimated from similar results. Use of higher heat-
ing temperature (> 600◦C) causes a dramatic reduction
in trap density, thus reducing the hysteresis window. A
96% reduction in trap density (n ∼ 2.19×1011 cm−2) is
observed at an heating temperature of ∼800◦C resulting
a memory window of 0.7 V only. In addition, a negli-
gible degradation in CV hysteresis is obtained from as
prepared devices even after 5 years of storage in ambi-
ent conditions (see Section IV, Supporting Information).
This demonstrates that the devices are very stable for
long term application, in spite of the water absorbing
property of ALPO[38, 39].
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FIG. 2. Program-Disturb(PD) Measurement: (a) PD measurement with 20 times C − V sweep on same device. Inset:
C − V curve of first and 20th measurement. (b) Flatband voltage shift (∆VFB) as a function of gate sweep voltage and
frequency of sweep voltage. (Inset) Charge density (nALPO) variation as a function of gate voltage (VG). (c) Programming
(P ) and erasing (E) operations of the flash memory device as a function of time period (t) of the input pulse. Insets indicate
shape of the pulses used for program (P ), erase (E) and read operations.
In order to investigate the robustness of intrinsic
charge storage property of ALPO, we demonstrate a
series of memory operations on the metal-insulator-
semiconductor structured (MIS) two terminal capaci-
tive devices which were heated at 200◦C. The mem-
ory characterization focuses upon the flat band voltage
shift (∆VFB) due to the voltage sweep operation (i.e.
erasing(E) or programming(P ) operation) on the gate
terminal of the devices. A device is programmed (P )
or erased (E) by sweeping the gate voltage at a slow
rate [32]. Sequential P and E cycles set and reset the
flat band voltage reversibly and is confirmed from the
nearly constant VFB values obtained from multiple E-P
cycles (Fig. 2a). Two of the C-V traces corresponding
to the 1st and 20th E-P traces are shown in the inset
of Fig. 2a. Nearly constant values of VFB in E and P
states indicate that E-P cycles have negligible effect on
the memory state thus indicating high reliability of the
devices.
Frequency and gate bias dependent ∆ VFB changes
are shown in Fig. 2b. Flatband voltage window shows
insignificant change within the range of 10-1000 kHz fre-
quency of excitation voltage. Such behavior is attributed
to the slow trapping de-trapping phenomena which thus
indicates that the states can be probed by deploying high
speed CV measurement. With different gate bias volt-
ages ∆ VFB increases first and then shows a decrease.
Such behavior appears because of the competition be-
tween the trap filling and charge losses. Initially (∼5-
20 V) as the sweep voltage is increased, larger electric
field causes more charge injection into the traps, hence,
the hysteresis width increases. Beyond 20 V, which cor-
responds to an electric field of ∼1.2 MV.cm−1), the high
leakage current (see Section V, Supporting Information)
leads to increased charge loss, thus a reduction in hystere-
sis window is observed (Fig. 2b). A hysteresis window of
15 V is obtained for a sweep voltage range of ± 15 V
which corresponds to an optimum memory window of
50% of the total sweep-range. The result of 50% window
for intrinsic traps in ALPO exceeds previously reported
values[40] for other dielectrics. It is known from litera-
ture that the high performance operation of flash mem-
ory stack should not have leakage current density more
than 10−6 A.cm−2 when operated with an electric field of
1 MV.cm−1 [41]. The ALPO devices show a leakage cur-
rent density of ∼4.5×10−8 A.cm−2 only at -1 MV.cm−1
electric field. Such low leakage current not only meets
the criteria for the application of high-performance flash
memory devices, but also outperforms other solution pro-
cessed inorganic dielectrics namely Al2O3[24], HfO2[25],
ZrO2[26], and TiO2[27], which show typical leakage cur-
rents ∼10−5 A.cm−2, ∼10−7 A.cm−2, ∼10−2 A.cm−2
and ∼10−5 A.cm−2 respectively at 1 MV cm−1. This ob-
servation for ALPO also ensures that high quality flash
memory devices can be fabricated without the need of
blocking or tunneling layers.
True program (P ) and erase (E) operations are real-
ized by application of positive and negative square pulses
respectively, Whereas the read operation is performed by
using triangular pulses having shorter time periods (T
∼4 µs). Since high speed voltage sweep does not alter
the memory state (Fig. 2b), shorter triangular pulses are
expected to probe the E and P states without disturbing
them. By varying the width of the square-pulses, vari-
ous memory-windows (VFB |P −VFB |E) are obtained and
shown in Fig. 2c. While using a single pulse to program
or erase, a pulse width of 500 ms can set the memory win-
dow to be as large as ∼9 V. The program/erase speed of
these devices is found to be ∼200 ms which is signifi-
cantly faster compared to other solution processed flash
memory devices[40, 42–45]. During programming and
erasing, a maximum charge capturing efficiency of 7.46
% is estimated while operating with a gate electric field of
2.37 MV/cm (see Section VI, Supporting Information).
This capturing efficiency is higher than the reported val-
ues obtained from other dielectrics[46].
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FIG. 3. Robust flash memory operation: (a) Program-disturb (PD) verification with high-speed C − V measurement
system. (Inset) C−V traces from low speed (gray-traces) and high speed (red and green traces) measurements. Red colored lines
indicate back-and-forth sweeps at high speed (time period(T )=4 µs) while the sample is in programmed state. Green colored
lines indicate back-and-forth sweeps at high speed (time period(T )=4 µs) while the sample is in erased state. (b) Endurance
characteristics of the device. (Inset) Shape of the pulses used in program (P ), erase (E) and read operations. (c) Retention
characteristics of the flash memory device. Programming of the state was done with a square pulse of height ±33 V and having
a duration of 500 ms. (d) Retention characteristics of the flash memory device after endurance test of 10k cycles. (e) P/E
test of the flash memory devices at various temperatures. Lines are the guide to eye. (f) The statistical distribution of flash
memory window for 47 devices. For this test applied P/E voltage is ±33 V for 300 ms.
To check for any disturbance of the program/erase
state during the read operation, the device is set to E or
P states first with a single long square pulse (T ∼ 0.5 s,
see Fig. 2c) and then multiple high-frequency triangular
(T ∼ 4 µs) pulses were applied representing multiple read
operations. Figure 3a shows the statistical distribution of
VFB values obtained from such multiple read operations
for both the E and P states. Narrow distributions of
VFB indicate low read-disturb for both the states. Inset
of Fig. 3a shows typical C-V traces for E, P and read
operations. Here two red and two green lines indicate
back-and-forth sweep of the voltage (VG) using the high
speed triangular read pulse probing the P and E states
respectively.
Erase-program operation over 10 k cycles shows no
degradation in memory window thus demonstrates high
endurance (Fig. 3b). In fact, with the increasing op-
eration cycle memory window increases which may be
attributed to the generation of additional trap states be-
cause of electrical stress. Data retention was tested by
programming a fresh device at room temperature with
pulses of amplitude 33 V and duration 500 ms. The de-
vice shows almost no change in memory window within
∼104s which was the limit of experimental time scale.
This is the highest reported retention time for any mem-
ory device without additional tunneling and blocking lay-
ers. Even after 10 k P/E cycles devices show a degrada-
tion of only 9% memory window after ∼ 104s (Fig. 3d).
Temperature dependent data retention was also tested
and presented in Fig. 2e. After 104s of operation a mem-
ory window loss of 25% and 50% are observed at 60◦C
and 80◦C respectively. The reliability is also tested on the
device made with lower thickness of ALPO film (91 nm)
which shows equivalent performance as obtained from the
other devices(see Section VII, Supporting Information)
To examine the scalability of these low temperatures
processed memory devices, we prepared and character-
ized more than 40 devices. Statistical distribution of
memory window for all these devices are shown in Fig. 3f.
80% of devices lie within the expected memory window
(3-4V) when programmed with ±33 V pulse height and
300 ms duration. The remaining 20% devices show a
memory window of less than 3V. These preliminary re-
sults show sufficiently high yield for large scale produc-
tion needed for practical applications.
Microscopic origin of memory operation is understood
from the temperature controlled trap density variation
which is confirmed from photo-emission spectroscopy
(XPS). Multiple samples were prepared at different heat-
ing temperatures and studied with XPS. The shape of the
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FIG. 4. Temperature dependent changes in trap states: (a) Core level O 1s spectra from different temperature heated
film. Thick arrow indicate movement of the peaks obtained from samples heated with different temperatures. (b)-(d) Core
level oxygen peaks from as−prepared, 200◦C and 400◦C heated ALPO films respectively. The oxygen peak(red) in each case is
de-convoluted into three components corresponding to oxygen vacancies (M-Ovac) ∼ green, lattice oxygen (M-O) ∼ blue and
metal hydroxide (M-OH) ∼ cyan. (e) Atomic composition ratios of oxygen in ALPO thin films as a function of temperature.
(inset) increment of traps OV AC at 200
◦C with respect to AP ALPO film. (f) Schematics showing condensation mechanism of
oxide precursors by heating. The first block denotes the individual molecules, second and third are low and high temperature
processed ALPO films respectively. All molecular models were constructed using MolView(http://molview.org/). Escape of
water molecules (black circle) shown in third block leads to the decrease in thetrap states as well as the decrease of the thickness
of the film.
oxygen peak changes systematically with respect to heat-
ing temperature (Fig. 4a). De-convolution of XPS signal
into respective peaks of oxygen vacancies(M-Ovac), metal
hydroxide(M-OH) and lattice oxygen(M-O) helps under-
standing the contributions of respective states (Fig. 4b-
d). The ALPO film which was heated at 200◦C has sim-
ilar ratio (atomic %) of aluminum (Al), oxygen (O) and
phosphorous (P) as that of the mother solution (see Sec-
tion VIII, Supporting Information). Due to addition of
HCl in the ALPO precursor, a small percentage of chlo-
rine is observed (see Section IX, Supporting Information)
in low temperature processed ALPO film. It is observed
that M-Ovac intensity sharply decreases with increase in
heating where temperature reaches above 200◦C (Fig.
4b-d and Section X of Supporting Information). As the
heating temperature increases, hydrogen is lost as water
vapor and the film becomes denser. The M-O peaks in-
crease with higher heating temperature (Fig. 4e-f ). This
is consistent with the reduction in the number of oxygen
vacancies and consequently lower trap density in sam-
ples heated at higher temperature. A quantitative com-
parison between the peak intensity and the trap density
of the heated film reveals a strong correlation between
the oxygen vacancies and trap densities (see Section X,
Supporting Information), thus indicating that the oxygen
vacancies are the responsible entities for memory states.
In conclusion we have shown fabrication and high qual-
ity performance of low temperature processed (<∼200 ◦C)
inorganic flash memory devices which do not require tun-
neling or blocking layers. Simple sample fabrication tech-
nique involving spin-coating of solution is another advan-
tage. Narrow distribution of memory window obtained
from more than 40 samples indicates the scalability of the
fabrication method. In spite of having no tunneling and
blocking layers, these devices show extremely low leakage
current which is one of the key features of memory oper-
ation, and demonstrate high endurance, high retention,
thus, outperforming other solution processed memory de-
vices reported so far. Temperature dependent control on
trap density also helps optimizing the memory window.
6ALPO based devices paves the way for designing a new
class of scalable two terminal flash memory devices for
practical applications.
METHODS
Material growth: Precursor solution of Aluminium
Oxide Phosphate, ALPO [Al2O3−3X (PO4)2X ] in water (18
MΩ cm) was prepared with Al(OH)3 (99%, Alfa Aesar, USA)
in 2 mole equivalents of HCl (AR Grade, Thermo Fisher Sci-
entific, USA) and an appropriate amount of H3PO4 (ExcelaR
Grade, Thermo Fisher Scientific, USA) was added to obtain
P/Al = 0.5 with concentration of 0.5 M . The solution was
stirred under heat of 90◦C in a water bath for 24 hours.
Device fabrication: Two terminal MIS structures were
fabricated on piranha cleaned [H2SO4:H2O2 = 3:1] lightly
doped silicon substrate (p−Si). The ALPO solution was spin-
coated at 3000 rpm for 30s to form the gate dielectric. The
films were then heated at 150oC for 1 min. This process was
repeated for 2-3 times to achieve the desired thickness. The
sample was exposed to oxygen plasma for 5 to 10 mins at
0.5 mbar pressure before deposition of each layer. Such fabri-
cation process may help generation of stable traps in ALPO
below 200◦C. Typically, ALPO based devices are treated at
high temperature (>350◦C) to achieve better dielectric per-
formance, thus, most of the reported devices do not show any
memory effect[31]. For control devices the film was further
heated at 800oC for one hour in ambient to achieve the trap
free oxide. A 200 nm aluminium gate was deposited by ther-
mal evaporation at ∼ 10−6 mbar pressure. Before deposition
of the top aluminium gate, the ALPO films were heated at
different temperature in a preheated furnace for one hour. All
devices were stored under ambient conditions and no degra-
dation of CV curves was found even after three years.
Characterization: ALPO precursor solutions prepared
with different concentrations and P/Al ratios were optically
characterized using a UV-Visible spectrophotometer. They
are all transparent in visible wavelength range with the main
absorption peak in the ultra-violet range at 235 nm. After
spin coating and heating, the film shows a refractive index
1.5 (see Section I, Supporting Information) with negligible
absorption at 550 nm as measured by ellipsometry (M-2000,
J.A. Woollam Co. Inc., USA). The thickness of ALPO film
on silicon substrate extracted from ellipsometry is 139 nm
and verified with cross-sectional SEM (Ultra 55, Carl Zeiss).
The surface of the ALPO film is atomically smooth with a
roughness of 0.08 nm as measured by AFM (ND−MDT, Rus-
sia). The CV curve was measured with HIOKI 3532 LCR
meter and Keithley 2400 source meter. Agilent Device Ana-
lyzer B1500A was used to measure the IV characteristics in
ambient environment. The leakage current and CV measure-
ments were performed on more than 50 devices. The entire
measurement was done in continuous mode of the instrument.
The high speed CV measurement was performed with home
made CV measurement system[32]. The XPS measurements
were carried out by AXIS 165 with Al Kα radiation (9mA,
13keV, 1486.6 eV) in ultra−high vacuum. The XPS spectra
were calibrated with C 1s peak (284.6 eV).
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